

## DSP PROCESSORS

<b>Course Code</b>	20EC4702E	<b>Year</b>	IV	<b>Semester</b>	I
<b>Course Category</b>	Professional Elective-V	<b>Branch</b>	ECE	<b>Course Type</b>	Theory
<b>Credits</b>	3	<b>L-T-P</b>	3-0-0	<b>Prerequisites</b>	Nil
<b>Continuous Internal Evaluation:</b>	30	<b>Semester End Evaluation:</b>	70	<b>Total Marks:</b>	100

---

<b>Course Outcomes</b>	
Upon successful completion of the course, the student will be able to	
<b>CO1</b>	<b>Comprehend</b> the concepts of digital signal processing techniques. (L2)
<b>CO2</b>	<b>Identify</b> various sources of errors. (L3)
<b>CO3</b>	<b>Illustrate</b> Architectural features of programmable DSP devices. (L3)
<b>CO4</b>	<b>Analyze</b> the performance of processor based on pipelining concepts. (L4)
<b>CO5</b>	<b>Develop</b> basic DSP algorithms using DSP Processors.(L3)

---

<b>Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)</b>														
Note: 1- Weak correlation    2-Medium correlation    3-Strong correlation														
* - Average value indicates course correlation strength with mapped PO														
COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1	2									1			1	1
CO2	2									2			2	2
CO3	3									2			2	2
CO4		2								2			2	2
CO5	2									2			2	2
Average* (Rounded to nearest integer)	2	2								2			2	2

<b>Syllabus</b>		
Unit No.	Contents	Mapped CO
I	<b>Computational accuracy in DSP Implementations:</b> Number formats for signals and coefficients in DSP systems, dynamic range and precision, sources of error in DSP implementations, A/D conversion errors, DSP computational errors, D/A conversion errors, compensating filter.	CO1,CO2
II	<b>Architectures for Programmable DSP Devices:</b> Basic architectural features, DSP computational building blocks, bus architecture and memory, data addressing capabilities, address generation unit, programmability and program execution, speed issues, features for external interfacing.	CO1,CO3

III	<b>Execution Control and Pipelining:</b> Hardware looping, interrupts, stacks, relative branch support, pipelining and performance, pipeline depth, interlocking, branching effects, interrupt effects, pipeline programming models	CO1,CO 4
IV	<b>Programmable Digital Signal Processors:</b> Introduction, Commercial Digital Signal Processing devices, architecture of TMS320C54xx Digital Signal Processors, addressing modes of the TMS320C54xx processors, memory Spaces of TMS320C54xx processors, program control, TMS320C54xx instructions and programming, on Chip peripherals, interrupts, pipeline operation of the TMS320C54xx processors	CO1,CO 3
V	<b>Implementations of Basic DSP Algorithms &amp; Interfacing:</b> Introduction, The Q-notation, FIR Filters, IIR Filters, interpolation filters, decimation filters, PID controller, adaptive filters, 2-D Signal Processing, Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).	CO1,CO 5

--

<b>Learning Resources</b>	
<b>Text Books</b>	
1. Avtar Singh, S.Srinivasan, Digital Signal Processing, Cengage Learning, 2004.	
2. Phil Lapsley, DSP Processor Fundamentals: Architectures and Features, IEEE Press, 1997.	
<b>Reference Books</b>	
1. Sen M.Kuo, Real-Time Digital Signal Processing, 2 <sup>nd</sup> Ed., Wiley Student Edition, 2010.	
2. B.Venkata Ramani, M.Bhaskar, Digital Signal Processors, Architecture, Programming and Applications, Tata McGraw Hill, 2004.	
3. Jonatham Stein, Digital Signal Processing, Wiley Student Edition, 2005	
<b>e- Resources &amp; other digital material</b>	
1.	<a href="https://ocw.snu.ac.kr/node/25239">https://ocw.snu.ac.kr/node/25239</a>
2.	<a href="https://nptel.ac.in/courses/108106149">https://nptel.ac.in/courses/108106149</a>